PART |
Description |
Maker |
GS842Z18AB-180 GS842Z36AB-180 GS842Z36AB-150I GS84 |
180MHz 8ns 256K x 18 4Mb pipelined and flow through synchronous NBT SRAM 180MHz 8ns 256K x 36 4Mb pipelined and flow through synchronous NBT SRAM 150MHz 10ns 256K x 36 4Mb pipelined and flow through synchronous NBT SRAM 166MHz 8.5ns 256K x 36 4Mb pipelined and flow through synchronous NBT SRAM 150MHz 10ns 256K x 18 4Mb pipelined and flow through synchronous NBT SRAM
|
GSI Technology
|
GS841Z18AGT-180 GS841Z18AGT-180I |
4Mb Pipelined and Flow Through Synchronous NBT SRAMs 256K X 18 ZBT SRAM, 8 ns, PQFP100
|
GSI Technology, Inc.
|
GS840Z18AT-180I GS840Z18AGT-180I GS840Z18AGT-150I |
4Mb Pipelined and Flow Through Synchronous NBT SRAMs 256K X 18 ZBT SRAM, 8 ns, PQFP100 4Mb Pipelined and Flow Through Synchronous NBT SRAMs 256K X 18 ZBT SRAM, 10 ns, PQFP100
|
GSI Technology, Inc.
|
GS8162Z18B-133 GS8162Z18B-133I GS8162Z18B-200 GS81 |
133MHz 8.5ns 1M x 18 18MB pipelined and flow through synchronous NBT SRAM 200MHz 6.5ns 1M x 18 18MB pipelined and flow through synchronous NBT SRAM 150MHz 7.5ns 512K x 36 18MB pipelined and flow through synchronous NBT SRAM 250MHz 5.5ns 1M x 18 18MB pipelined and flow through synchronous NBT SRAM 225MHz 6ns 512K x 36 18MB pipelined and flow through synchronous NBT SRAM 166MHz 7ns 1M x 18 18MB pipelined and flow through synchronous NBT SRAM 200MHz 6.5ns 512K x 36 18MB pipelined and flow through synchronous NBT SRAM 225MHz 6ns 1M x 18 18MB pipelined and flow through synchronous NBT SRAM 133MHz 8.5ns 512K x 36 18MB pipelined and flow through synchronous NBT SRAM 166MHz 7ns 512K x 36 18MB pipelined and flow through synchronous NBT SRAM 250MHz 5.5ns 512K x 36 18MB pipelined and flow through synchronous NBT SRAM
|
GSI Technology
|
GS8321ZV36E-250I GS8321ZV36E-225I GS8321ZV36E-133 |
Octal 16-/12-Bit Rail-to-Rail DACs with 10ppm/C Max Reference; Package: 20-TSSOP; Temperature Range: 0°C to 70°C 36Mb Pipelined and Flow Through Synchronous NBT SRAM 1M X 36 ZBT SRAM, 8.5 ns, PBGA165 36Mb Pipelined and Flow Through Synchronous NBT SRAM 1M X 36 ZBT SRAM, 8 ns, PBGA165 36Mb Pipelined and Flow Through Synchronous NBT SRAM 2M X 18 ZBT SRAM, 8.5 ns, PBGA165 36Mb Pipelined and Flow Through Synchronous NBT SRAM 1M X 32 ZBT SRAM, 6.5 ns, PBGA165
|
GSI Technology, Inc.
|
M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M3823 |
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V 36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V 18-Mbit (512K x 36/1M x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机 Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
|
Renesas Electronics Corporation. Renesas Electronics, Corp.
|
GS882Z18AB-250 GS882Z18AB-133 GS882Z18AD-133 GS882 |
250MHz 5.5ns 512K x 18 9Mb pipelined and flow through synchronous NBT SRAM 133MHz 8.5ns 512K x 18 9Mb pipelined and flow through synchronous NBT SRAM 166MHz 7ns 512K x 18 9Mb pipelined and flow through synchronous NBT SRAM 200MHz 6.5ns 512K x 18 9Mb pipelined and flow through synchronous NBT SRAM 200MHz 6.5s 512K x 18 9Mb pipelined and flow through synchronous NBT SRAM
|
GSI Technology
|
IDT709159L6BF IDT709159L6PF IDT709159L6PF8 IDT7091 |
8K x 9 Sync, Dual-Port RAM, PipeLined/Flow-Through 16K x 9 Sync,Dual-Port RAM, PipeLined/Flow-Through
|
IDT
|
GS8162Z18B-133I GS8162Z18B-150I GS8162Z18B-166 GS8 |
18Mb Pipelined and Flow Through Synchronous NBT SRAM
|
GSI Technology
|
GS8640ZV36T-300I GS8640ZV36T-200 |
72Mb Pipelined and Flow Through Synchronous NBT SRAM
|
http://
|
GS880Z18BGT-300 GS880Z18BT-333 GS880Z18BT-333I GS8 |
9Mb Pipelined and Flow Through Synchronous NBT SRAM
|
GSI[GSI Technology]
|
|